Embedded System Architecture Review & Optimization
Review and optimize embedded system architectures for performance and reliability
What You Can Do
You get a comprehensive analysis of your embedded system design covering memory footprint, power consumption, real-time performance, and hardware-software tradeoffs. Claude identifies architectural bottlenecks, suggests optimization strategies, and validates your design against reliability and performance requirements specific to embedded constraints.
Features
Analyze RAM usage, flash allocation, and heap fragmentation patterns to fit tight microcontroller constraints
Identify power-hungry components and sleeping modes, with optimization strategies for battery-dependent systems
Evaluate interrupt handling, task scheduling, and latency requirements to ensure deterministic behavior
Compare CPU vs. hardware accelerator approaches and identify optimal peripheral usage for your workload
Review bootloader design, update mechanisms, and firmware modularity for maintainability and OTA safety
Analyze race conditions, deadlock risks, and suggest thread-safe patterns for multi-core or RTOS environments
Validate SPI/I2C/UART/CAN configurations and clock domain interactions for signal integrity
Review authentication, encryption implementation, and attack surface relative to embedded threat models
Example Output
Example 1: Memory Optimization Report
### Current State
- RAM usage: 28KB / 32KB (87%)
- Heap fragmentation: 6% wasted
- Stack peak: 4.2KB
### Issues Found
- Global buffers in multiple compilation units (4KB redundancy)
- String literals not pooled (1.8KB savings available)
- DMA buffer descriptors allocated on stack (unsafe)
### Recommendations
- Consolidate buffers into single module [PRIORITY: HIGH]
- Use const data section for strings [SAVINGS: ~1.8KB]
- Move DMA descriptors to static memory [IMPACT: Stack safety]
Example 2: Power Profile Analysis
### Power Breakdown (100 mA avg current)
- MCU active: 45 mA (45%)
- Cellular modem: 38 mA (38%)
- Sensors: 12 mA (12%)
- Peripherals: 5 mA (5%)
### Optimization Path
1. Enable adaptive CPU frequency scaling → -8 mA
2. Implement modem sleep between transmissions → -25 mA (65% reduction)
3. Reduce sensor polling from 1s to 10s → -10 mA
### Result: ~60 mA sustained (40% improvement)
Example 3: Real-Time Latency Audit
### Critical Path Analysis
- Interrupt to ISR entry: 12 μs ✓
- ISR execution (worst-case): 145 μs ✗ (exceeds 100 μs deadline)
- Task preemption latency: 8 μs ✓
### Issues
- ADC ISR holds spinlock too long
- printf() call in high-priority interrupt context
### Fix
- Move formatting to task-level handler
- Reduce lock time to <30 μs
What's Included
- SKILL.md: Complete embedded architecture review workflow with templates for design documentation and optimization planning
- Review checklist: Comprehensive rubric covering memory, power, real-time, security, and hardware integration
- Architecture diagram template: Ready-to-fill block diagram format for MCU, peripherals, and power domains
- Optimization strategy worksheet: Structured template for prioritizing changes by impact vs. effort
- Benchmark comparison table: Before/after metrics template for validating improvements
Who It's For
- Embedded systems engineers designing microcontroller or IoT firmware
- Hardware engineers validating firmware efficiency against constraints
- Technical leads optimizing existing embedded products for battery life or cost reduction
- Systems architects designing multi-MCU or edge device deployments
- Product managers evaluating feasibility of features within hardware limits
Best For
- Reviewing microcontroller firmware architecture before implementation
- Diagnosing memory or power consumption issues in deployed systems
- Optimizing real-time performance for latency-critical applications
- Evaluating hardware-software tradeoffs for new product iterations
- Planning firmware refactors to meet evolving power or memory budgets
You might also like
Analyze Solidity and other smart contract code for security vulnerabilities, gas inefficiencies, and best practice violations. Get detailed reports with risk scoring, remediation suggestions, and optimization recommendations. Whether you're auditing before deployment or reviewing third-party contracts, this skill identifies critical issues faster than manual review.
You can systematically diagnose database performance bottlenecks by sharing your schema, slow query logs, and execution plans with Claude. It identifies root causes—missing indexes, inefficient joins, lock contention—and provides prioritized recommendations with ready-to-implement SQL. Skip the manual log analysis and get tuning strategies tailored to your workload.
This skill provides a structured approach to analyzing process problems, identifying root causes, and recommending capacity optimizations. You'll get clear bottleneck identification, data-driven recommendations, and a framework to validate whether your solutions actually work. Perfect for diagnosing why workflows are slow and finding the leverage points that matter most.
Use Claude to systematically analyze your database queries, execution plans, and schema to identify performance bottlenecks. The skill generates actionable optimization recommendations with SQL rewrites, index strategies, and configuration tuning. You'll receive detailed before-and-after performance analysis to validate improvements and prioritize work by impact.
You'll design and implement mobile features with architectural rigor, cross-platform considerations, and edge-case handling built-in. This skill generates complete system designs, platform-specific implementation strategies, performance optimization approaches, and testing frameworks. The output is production-ready guidance spanning iOS and Android with security, offline resilience, and deployment strategies included.
Design and optimize injectable formulations by analyzing your active pharmaceutical ingredient (API), selecting compatible excipients, and predicting stability outcomes. You'll receive systematic workflows that guide you through API characterization, formulation architecture, and risk mitigation—enabling faster development cycles and regulatory-ready documentation.
You'll develop systematic approaches to injectable formulation design, from API selection through sterilization strategy. Claude helps you troubleshoot failed batches by analyzing root causes, recommends regulatory pathways (505(b)(2), ANDA, NDA), and provides science-backed solutions for stability, compatibility, and manufacturability challenges.
You can architect multi-node ROS control systems from scratch, including node design patterns, communication flows, and real-time constraints. You'll debug complex node interactions using publisher/subscriber analysis, service call tracing, and action server diagnostics. You can optimize motion controllers through PID tuning, trajectory planning validation, and performance profiling to achieve precise, responsive robotic behavior.